

ROM - 7421


A101 - 3

DESCRIPTION	PAGE
Title Page	1
SYSTEM BLOCK DIAG.	2
POWER BLOCK DIAG.	3
POWER ON SEQ.	4
PIN MUX TABLE	5
POWER_PMIC(TPS65911)	6
MX6_POWER	7
MX6_I/O1_RGMII_SATA_USB_PCIe	8
MX6_I/O2_EIM_CTRL_GPIO_SDIO	9
MX6_I/O3_DISP.CSI_LVDS_HDMI	10
MX6_DDR3 MEMORY	11
MX6_BOOT SELECT	12
eMMC_MicroSD_SPI FLASH_WDT	13
GLAN PHY (AR8035)	14
I2C COMM CHANNEL	15
USB_HUB	16
Q7Pin_MIPi_DEBUG	17
HISTORY	18

#IP ID		ADVANTECH	
Title			
Title Page			
Size B	Document Number		Rev
	ROM-7421		
Date:	Monday, September 26, 2016	Sheet	1 of 18

ROM-7421 A101-2 Block Diagram

Test configuration:
ROM-7421+ROM-DB7501+ROM-EG53




BOM_Value	96 P/N	TEMP	ARM	MEM	eMMC	WDT	OTG	USB_HOST	LAN	MicroSD	MIPI
Part_Number_Value		0~60	MCIMX6DP6AVT1AA (Dual)	128Mx16 x4pcs	4GB	V	V	4	AR8035	V	V
Part_Number_ND1G14	9696O74200E	0~60	MCIMX6DP5EYM1AA (Dual)	128Mx16 x4pcs	4GB	V	V	4	AR8035	V	V
Part_Number_NQ1G24	9696O74210E	0~60	MCIMX6QP5EYM1AA (Quad)	256Mx16 x4pcs	4GB	V	V	4	AR8035	V	V
Part_Number_WQ1G28		-40~85	Quad Core	256Mx16 x4pcs	8GB	V	V	4	AR8035	V	V

ADVANTECH			
Title SYSTEM BLOCK DIAG.			
Size	Document Number	ROM-7421	
Date:	Monday, September 26, 2016	Sheet	2 of 18


Rev A101-3

Power Delivery




Power Sequence

ATX Mode :



AT Mode :







PIN MUX TABLES

Pad #	Pad name	Ball	Power Group	Default Mode (Reset Mode)	ALT mode Configured (Valid only if pad is allocated (LOCK) in previous column)	ROM-7421 NetName
PAD1	SD2_DAT1	E20	SD2	ALT5	ALT0	SD2_MICRO_DATA1
PAD2	SD2_DAT2	A23	SD2	ALT5	ALT0	SD2_MICRO_DATA2
PAD4	SD2_DAT0	A22	SD2	ALT5	ALT0	SD2_MICRO_DATA0
PAD6	RGMI_TXC	D21	RGMI	ALT5	ALT1	RGMI_TXCLK
PAD7	RGMI_TDO	C22	RGMI	ALT5	ALT1	RGMI_TXD0
PAD10	RGMI_TD1	F20	RGMI	ALT5	ALT1	RGMI_TXD1
PAD11	RGMI_TD2	E21	RGMI	ALT5	ALT1	RGMI_TXD2
PAD12	RGMI_TD3	A24	RGMI	ALT5	ALT1	RGMI_TXD3
PAD13	RGMI_RX_CTL	D22	RGMI	ALT5	ALT1	RGMI_RXCTL
PAD16	RGMI_R00	C24	RGMI	ALT5	ALT1	RGMI_RXD0
PAD17	RGMI_TX_CTL	C23	RGMI	ALT5	ALT1	RGMI_TXCTL
PAD18	RGMI_R01	B23	RGMI	ALT5	ALT1	RGMI_RXD1
PAD19	RGMI_R02	B24	RGMI	ALT5	ALT1	RGMI_RXD2
PAD22	RGMI_R03	D23	RGMI	ALT5	ALT1	RGMI_RXD3
PAD23	RGMI_RCLK	B25	RGMI	ALT5	ALT1	RGMI_RXCLK
PAD25	EM_A25	H19	WEIM_SEC	ALT0	ALT5	GPIO_Q7-6
PAD26	EM_ER2	E22	WEIM_SEC	ALT5	ALT0	EIM_EB2
PAD28	EM_D16	C25	WEIM_SEC	ALT5	ALT1	CSPI1_CLK
PAD29	EM_D17	F21	WEIM_SEC	ALT5	ALT1	CSPI1_MISO
PAD30	EM_D18	D24	WEIM_SEC	ALT5	ALT1	CSPI1_MOSI
PAD31	EM_D19	G21	WEIM_SEC	ALT5	ALT1	CSPI1_CS1
PAD32	EM_D20	G20	WEIM_SEC	ALT5	ALT0	PCIE_PWR_EN
PAD34	EM_D21	H20	WEIM_SEC	ALT5	ALT5	USB_OTG_OC
PAD35	EM_D22	E23	WEIM_SEC	ALT5	ALT0	USB_OTG_PWR_EN
PAD36	EM_D23	D25	WEIM_SEC	ALT5	ALT5	USB_OTG_PWREN#
PAD37	EM_ER3	F23	WEIM_SEC	ALT5	ALT0	EIM_EB3
PAD38	EM_D24	F22	WEIM_SEC	ALT5	ALT0	EIM_D24
PAD40	EM_D25	G22	WEIM_SEC	ALT5	ALT0	EIM_D25
PAD41	EM_D26	E24	WEIM_SEC	ALT5	ALT4	UART2_TXD
PAD42	EM_D27	E25	WEIM_SEC	ALT5	ALT4	UART2_RXD
PAD43	EM_D28	G23	WEIM_SEC	ALT5	ALT4	UART2_CTS
PAD44	EM_D29	J19	WEIM_SEC	ALT5	ALT0	UART2_RTS
PAD46	EM_D30	J20	WEIM_SEC	ALT5	ALT5	BRD_ID1
PAD47	EM_D31	H21	WEIM_SEC	ALT5	ALT5	BRD_ID0
PAD49	EM_A24	F25	WEIM_MAIN_0	ALT0	ALT0	EIM_A24
PAD50	EM_A23	F21	WEIM_MAIN_0	ALT0	ALT0	EIM_A23
PAD51	EM_A22	F24	WEIM_MAIN_0	ALT0	ALT0	EIM_A22
PAD53	EM_A21	H23	WEIM_MAIN_0	ALT0	ALT0	EIM_A21
PAD54	EM_A20	H22	WEIM_MAIN_0	ALT0	ALT0	EIM_A20
PAD55	EM_A19	G25	WEIM_MAIN_0	ALT0	ALT0	EIM_A19
PAD56	EM_A18	J22	WEIM_MAIN_0	ALT0	ALT0	EIM_A18
PAD57	EM_A17	G24	WEIM_MAIN_0	ALT0	ALT0	EIM_A17
PAD59	EM_A16	H25	WEIM_MAIN_0	ALT0	ALT0	EIM_A16
PAD60	EM_C50	H24	WEIM_MAIN_1	ALT0	ALT5	GPIO_Q7-6
PAD61	EM_C51	J23	WEIM_MAIN_1	ALT0	ALT5	GPIO_Q7-7
PAD62	EM_OC	J24	WEIM_MAIN_1	ALT0	ALT5	GPIO_Q7-5
PAD63	EM_RW	K20	WEIM_MAIN_0	ALT0	ALT0	EIM_RW
PAD65	EM_LB4	K22	WEIM_MAIN_0	ALT0	ALT0	EIM_LB4
PAD67	EM_EB0	K21	WEIM_MAIN_1	ALT0	ALT0	EIM_EB0
PAD68	EM_EB1	K23	WEIM_MAIN_1	ALT0	ALT0	EIM_EB1
PAD69	EM_D40	L20	WEIM_MAIN_1	ALT0	ALT0	EIM_D40
PAD70	EM_D41	J25	WEIM_MAIN_1	ALT0	ALT0	EIM_D41
PAD72	EM_D42	L21	WEIM_MAIN_1	ALT0	ALT0	EIM_D42
PAD73	EM_D43	K24	WEIM_MAIN_1	ALT0	ALT0	EIM_D43
PAD74	EM_D44	L22	WEIM_MAIN_1	ALT0	ALT0	EIM_D44
PAD75	EM_D45	L23	WEIM_MAIN_1	ALT0	ALT0	EIM_D45
PAD76	EM_D46	K25	WEIM_MAIN_1	ALT0	ALT0	EIM_D46
PAD78	EM_D47	L25	WEIM_MAIN_1	ALT0	ALT0	EIM_D47
PAD79	EM_D48	L24	WEIM_MAIN_1	ALT0	ALT0	EIM_D48
PAD80	EM_D49	M21	WEIM_MAIN_1	ALT0	ALT0	EIM_D49

PAD81	EIM_DA10	M22	WEIM_MAIN_1	ALT0	ALT0	EIM_DA10
PAD82	EIM_DA11	M20	WEIM_MAIN_1	ALT0	ALT0	EIM_DA11
PAD84	EIM_DA12	M24	WEIM_MAIN_1	ALT0	ALT0	EIM_DA12
PAD85	EIM_DA13	M23	WEIM_MAIN_1	ALT0	ALT0	EIM_DA13
PAD86	EIM_DA14	N23	WEIM_MAIN_1	ALT0	ALT0	EIM_DA14
PAD87	EIM_DA15	N24	WEIM_MAIN_1	ALT0	ALT0	EIM_DA15
PAD88	EIM_WAIT	M25	WEIM_MAIN_1	ALT0	ALT0	EIM_WAIT
PAD90	EIM_BCLK	N22	WEIM_MAIN_1	ALT0	ALT0	EIM_BCLK
PAD92	DM_OSP_CLK	N19	IPU_LCD	ALT5	ALT0	N/A
PAD93	DM_PWM15	N21	IPU_LCD	ALT5	ALT0	N/A
PAD94	DM_PWM2	N25	IPU_LCD	ALT5	ALT0	N/A
PAD95	DM_PWM3	N20	IPU_LCD	ALT5	ALT0	N/A
PAD96	DM_PWM4	P25	IPU_LCD	ALT5	ALT0	N/A
PAD99	DISP0_DAT0	P24	IPU_LCD	ALT5	ALT0	N/A
PAD100	DISP0_DAT1	P23	IPU_LCD	ALT5	ALT0	N/A
PAD101	DISP0_DAT2	P23	IPU_LCD	ALT5	ALT0	N/A
PAD102	DISP0_DAT3	P21	IPU_LCD	ALT5	ALT0	N/A
PAD103	DISP0_DAT4	P20	IPU_LCD	ALT5	ALT0	N/A
PAD104	DISP0_DAT5	R25	IPU_LCD	ALT5	ALT0	N/A
PAD105	DISP0_DAT6	R23	IPU_LCD	ALT5	ALT0	N/A
PAD106	DISP0_DAT7	R24	IPU_LCD	ALT5	ALT0	N/A
PAD107	DISP0_DAT8	R22	IPU_LCD	ALT5	ALT0	N/A
PAD109	DISP0_DAT9	T25	IPU_LCD	ALT5	ALT0	N/A
PAD110	DISP0_DAT10	R21	IPU_LCD	ALT5	ALT0	N/A
PAD111	DISP0_DAT11	T23	IPU_LCD	ALT5	ALT0	N/A
PAD112	DISP0_DAT12	T24	IPU_LCD	ALT5	ALT0	N/A
PAD113	DISP0_DAT13	R20	IPU_LCD	ALT5	ALT0	N/A
PAD115	DISP0_DAT14	U25	IPU_LCD	ALT5	ALT0	N/A
PAD116	DISP0_DAT15	T22	IPU_LCD	ALT5	ALT0	N/A
PAD117	DISP0_DAT16	T21	IPU_LCD	ALT5	ALT0	N/A
PAD118	DISP0_DAT17	U24	IPU_LCD	ALT5	ALT0	N/A
PAD119	DISP0_DAT18	V25	IPU_LCD	ALT5	ALT0	N/A
PAD121	DISP0_DAT19	U23	IPU_LCD	ALT5	ALT0	N/A
PAD122	DISP0_DAT20	U22	IPU_LCD	ALT5	ALT0	N/A
PAD123	DISP0_DAT21	T20	IPU_LCD	ALT5	ALT0	N/A
PAD124	DISP0_DAT22	V24	IPU_LCD	ALT5	ALT0	N/A
PAD125	DISP0_DAT23	W24	IPU_LCD	ALT5	ALT0	N/A
PAD128	ENET_MDIO	V23	ENET	ALT5	ALT1	RGMI_MDIO
PAD129	ENET_REF_CLK	V22	ENET	ALT5	ALT5	ENET_REFCLK
PAD130	ENET_RX_ER	W23	ENET	ALT5	ALT5	USB_OTG_ID
PAD131	ENET_CRS_DV	U21	ENET	ALT5	ALT5	RGMI_RST#
PAD132	ENET_RXD0	V22	ENET	ALT5	ALT5	RGMI_INT
PAD134	ENET_TX_EN	V21	ENET	ALT5	ALT5	ETH_WOL_INT
PAD136	ENET_TXD1	W20	ENET	ALT5	ALT5	THRM_DOWN#
PAD137	ENET_TXD0	U20	ENET	ALT5	ALT5	PCIE_WAKE#
PAD138	ENET_MDC	V20	ENET	ALT5	ALT1	RGMI_MDC
PAD321	KEY_COL9	W5	GPIO	ALT5	ALT5	N/A
PAD322	KEY_ROW06	V6	GPIO	ALT5	ALT5	N/A
PAD324	KEY_COL1	U7	GPIO	ALT5	ALT5	N/A
PAD325	KEY_ROW11	W6	GPIO	ALT5	ALT5	N/A
PAD326	KEY_COL2	V6	GPIO	ALT5	ALT5	N/A
PAD328	KEY_ROW2	W4	GPIO	ALT5	ALT5	HDMI_CEC_IN
PAD329	KEY_COL3	U5	GPIO	ALT5	ALT4	Q2C_SCL
PAD330	KEY_ROW3	T7	GPIO	ALT5	ALT5	Q2C_SDA
PAD331	KEY_COL4	V6	GPIO	ALT5	ALT5	PCIE_DIS_B
PAD332	KEY_ROW4	V5	GPIO	ALT5	ALT5	N/A
PAD334	GPIO_0	T5	GPIO	ALT5	ALT0	GPIO_0_CLKO
PAD335	GPIO_1	T4	GPIO	ALT5	ALT4	SPKR
PAD336	GPIO_2	T2	GPIO	ALT5	ALT1	MX8_WDOG#
PAD337	GPIO_3	R7	GPIO	ALT5	ALT2	Q2C_SCL

PAD338	GPIO_6	T3	GPIO	ALT5	ALT2	I2C3_SDA
PAD340	GPIO_7	T1	GPIO	ALT5	ALT5	CSH_ENA#
PAD341	GPIO_8	R6	GPIO	ALT5	ALT5	SYS_STATUS#
PAD342	GPIO_5	R4	GPIO	ALT5	ALT5	CSH1_RST#
PAD343	GPIO_7	R3	GPIO	ALT5	ALT5	CAN1_TX
PAD344	GPIO_8	R5	GPIO	ALT5	ALT5	CAN1_RX
PAD346	GPIO_14	R2	GPIO	ALT5	ALT5	N/A
PAD347	GPIO_17	R1	GPIO	ALT5	ALT5	PCIE_RST#
PAD348	GPIO_18	R6	GPIO	ALT5	ALT5	ISUSPEND
PAD349	GPIO_19	P5	GPIO	ALT5	ALT5	SLEEP_BTN#
PAD351	CSB_P0CLK	P1	IPU_CSI	ALT5	ALT5	N/A
PAD353	CSB_MCLK	P4	IPU_CSI	ALT5	ALT5	CSH1_MCLK
PAD354	CSB_DATA_C0	P3	IPU_CSI	ALT5	ALT5	N/A
PAD355	CSB_VSYNC	N2	IPU_CSI	ALT5	ALT5	N/A
PAD356	CSB_DATA4	N1	IPU_CSI	ALT5	ALT4	AUD3_TXC
PAD357	CSB_DATA5	P2	IPU_CSI	ALT5	ALT4	AUD3_TXD
PAD359	CSB_DATA6	N4	IPU_CSI	ALT5	ALT4	AUD3_TXFS
PAD360	CSB_DATA7	N3	IPU_CSI	ALT5	ALT4	AUD3_RXD
PAD361	CSB_DATA8	N6	IPU_CSI	ALT5	ALT4	DC1_SDA
PAD362	CSB_DATA9	N5	IPU_CSI	ALT5	ALT4	DC1_SCL
PAD363	CSB_DATA10	M1	IPU_CSI	ALT5	ALT3	UART1_TX
PAD365	CSB_DATA11	M3	IPU_CSI	ALT5	ALT3	UART1_RX
PAD366	CSB_DATA12	M2	IPU_CSI	ALT5	ALT3	UART4_TX
PAD367	CSB_DATA13	L1	IPU_CSI	ALT5	ALT5	UART4_RX
PAD368	CSB_DATA14	M4	IPU_CSI	ALT5	ALT5	N/A
PAD369	CSB_DATA15	M5	IPU_CSI	ALT5	ALT5	N/A
PAD371	CSB_DATA16	L4	IPU_CSI	ALT5	ALT3	UART4_RTS
PAD372	CSB_DATA17	L3	IPU_CSI	ALT5	ALT3	UART4_CTS
PAD373	CSB_DATA18	L6	IPU_CSI	ALT5	ALT5	N/A
PAD374	CSB_DATA19	L5	IPU_CSI	ALT5	ALT5	CSH1_GPIO
PAD375	ITAG_TMS	C1	ITAG	ALT0	ALT0	ITAG_TMS
PAD376	ITAG_MOD0	H6	ITAG	ALT0	ALT0	ITAG_MOD
PAD379	ITAG_TRST0	C2	ITAG	ALT0	ALT0	ITAG_nTRST
PAD380	ITAG_TD0	G5	ITAG	ALT0	ALT0	ITAG_TD0
PAD381	ITAG_TCK	H5	ITAG	ALT0	ALT0	ITAG_TCK
PAD382	ITAG_TD0	G6	ITAG	ALT0	ALT0	ITAG_TD0
PAD385	LVDS1_TX3_P	A4	LVDS	ALT0	ALT0	LVDS1_TX3_P
PAD386	LVDS1_TX3_N	A4	LVDS	ALT0	ALT0	LVDS1_TX3_N
PAD387	LVDS1_TX2_P	A2	LVDS	ALT0	ALT0	LVDS1_TX2_P
PAD388	LVDS1_TX2_N	A1	LVDS	ALT0	ALT0	LVDS1_TX2_N
PAD391	LVDS1_CLK_P	Y4	LVDS	ALT0	ALT0	LVDS1_CLK_P
PAD392	LVDS1_CLK_N	Y3	LVDS	ALT0	ALT0	LVDS1_CLK_N
PAD393	LVDS1_TX1_P	AA1	LVDS	ALT0	ALT0	LVDS1_TX1_P
PAD394	LVDS1_TX1_N	AA2	LVDS	ALT0	ALT0	LVDS1_TX1_N
PAD397	LVDS1_TX0_P	Y2	LVDS	ALT0	ALT0	LVDS1_TX0_P
PAD398	LVDS1_TX0_N	Y1	LVDS	ALT0	ALT0	LVDS1_TX0_N
PAD399	LVDS0_TX3_P	W1	LVDS	ALT0	ALT0	LVDS0_TX3_P
PAD400	LVDS0_TX3_N	W2	LVDS	ALT0	ALT0	LVDS0_TX3_N
PAD403	LVDS0_CLK_P	V3	LVDS	ALT0	ALT0	LVDS0_CLK_P
PAD404	LVDS0_CLK_N	V4	LVDS	ALT0	ALT0	LVDS0_CLK_N
PAD405	LVDS0_TX2_P	V1	LVDS	ALT0	ALT0	LVDS0_TX2_P
PAD406	LVDS0_TX2_N	V2	LVDS	ALT0	ALT0	LVDS0_TX2_N
PAD409	LVDS0_TX1_P	U3	LVDS	ALT0	ALT0	LVDS0_TX1_P
PAD410	LVDS0_TX1_N	U4	LVDS	ALT0	ALT0	LVDS0_TX1_N
PAD412	LVDS0_TX0_P	U2	LVDS	ALT0	ALT0	LVDS0_TX0_P
PAD413	LVDS0_TX0_N	U1	LVDS	ALT0	ALT0	LVDS0_TX0_N
PAD416	PCIE_RXM0	B1	PCIE	ALT5	ALT5	PCIE_RXM
PAD416	PCIE_TXP	B3	PCIE	ALT5	ALT5	PCIE_TXP
PAD417	PCIE_RXP	B2	PCIE	ALT5	ALT5	PCIE_RXP
PAD420	PCIE_TXM	A3	PCIE	ALT5	ALT5	PCIE_TXM
PAD431	CSI_D0P	F1	MIP	ALT5	ALT5	CSI_D0+
PAD432	CSI_D0M	F2	MIP	ALT5	ALT5	CSI_D0-
PAD433	CSI_D1P	D2	MIP	ALT5	ALT5	CSI_D1+
PAD436	CSI_D1M	D1	MIP	ALT5	ALT5	CSI_D1-
PAD437	CSI_CLK0P	F3	MIP	ALT5	ALT5	CSI_CLK0+
PAD438	CSI_CLK0M	F4	MIP	ALT5	ALT5	CSI_CLK0-
PAD441	CSI_D0P	E3	MIP	ALT5	ALT5	CSI_D0+
PAD442	CSI_D0M	E4	MIP	ALT5	ALT5	CSI_D0-
PAD443	CSI_D2P	E2	MIP	ALT5	ALT5	CSI_D2+
PAD446	CSI_D2M	E1	MIP	ALT5	ALT5	CSI_D2-
PAD447	DSI_D1P	H1	MIP	ALT5	ALT5	N/A
PAD448	DSI_D1M	H2	MIP	ALT5	ALT5	N/A
PAD451	DSI_REKT	G4	MIP	ALT5	ALT5	N/A
PAD453	DSI_CLK0P	H4	MIP	ALT5	ALT5	N/A
PAD454	DSI_CLK0M	H3	MIP	ALT5	ALT5	N/A
PAD455	DSI_D0P	G1	MIP	ALT5	ALT5	N/A
PAD458	DSI_D0M	G2	MIP	ALT5	ALT5	N/A

PAD462	HDIM_D0P	K6	HDIM			HDIM_D0P
PAD463	HDIM_D0M	K5	HDIM			HDIM_D0M
PAD464	HDIM_D1P	J4	HDIM			HDIM_D1P
PAD466	HDIM_D1M	J3	HDIM			HDIM_D1M
PAD467	HDIM_D2P	K4	HDIM			HDIM_D2P
PAD468	HDIM_D2M	K3	HDIM			HDIM_D2M
PAD469	HDIM_CLKP	J6	HDIM			HDIM_CLKP
PAD470	HDIM_CLKM	J5	HDIM			HDIM_CLKM
PAD473	HDIM_HP0	K1	HDIM			HDIM_HP0
PAD476	USB_H1_DP	F10	ANATOP			USB_HOST_DP
PAD477	USB_H1_DN	F10	ANATOP			USB_HOST_DN
PAD482	USB_OTG_CSD_B	B8	ANATOP			N/A
PAD483	USB_OTG_DN	B6	ANATOP			USB_OTG_DN
PAD484	USB_OTG_DP	A6	ANATOP			USB_OTG_DP
PAD495	CLK1_P	D7	ANATOP			PC06_C_CREFCLKP
PAD496	CLK1_N	C7	ANATOP			PC06_C_CREFCLKM
PAD497	CLK2_P	D5	ANATOP			N/A
PAD498	CLK2_N	C5	ANATOP			PC06_C_CREFCLKP
PAD512	SATA_TXM	B12	SATA			SATA_C_TXN
PAD513	SATA_TXP	A12	SATA			SATA_C_TXP
PAD514	SATA_RXM	B14	SATA			SATA_C_RXP
PAD515	SATA_RXP	A14	SATA			SATA_C_RXN
PAD520	TAMPER	E11	RESET	ALTO	ALTO	TAMPER
PAD522	PMC_ON_REQ	D11	RESET	ALTO	ALTO	PMC_ON_REQ
PAD523	PMC_STBY_REQ	F11	RESET	ALTO	ALTO	PMC_STBY_REQ
PAD524	POR_B	C11	RESET	ALTO	ALTO	POR#
PAD525	BOOT1_MODE1	F12	RESET	ALTO	ALTO	BOOT_MODE1
PAD526	RESET_N_B	D12	RESET	ALTO	ALTO	SOC_ONOFF
PAD527	BOOT1_MODE0	C12	RESET	ALTO	ALTO	BOOT_MODE0
PAD530	TEST1_MODE0	E12	RESET	ALTO	ALTO	TEST1_MODE0
PAD543	SD3_DAT7	F13	SD_3	ALT5	ALT5	SD3_Q7_DATA7
PAD544	SD3_DAT6	E13	SD_3	ALT5	ALT5	SD3_Q7_DATA6
PAD545	SD3_DAT5	C13	SD_3	ALT5	ALT5	SD3_Q7_DATA5
PAD546	SD3_DAT4	D13	SD_3	ALT5	ALT5	SD3_Q7_DATA4
PAD549	SD3_CMD0	B13	SD_3	ALT5	ALT5	SD3_Q7_CMD
PAD550	SD3_DAT3	E14	SD_3	ALT5	ALT5	SD3_Q7_CLK
PAD551	SD3_DAT0	E14	SD_3	ALT5	ALT5	SD3_Q7_DATA0
PAD552	SD3_DAT1	F14	SD_3	ALT5	ALT5	SD3_Q7_DATA1
PAD556	SD3_DAT2	A15	SD_3	ALT5	ALT5	SD3_Q7_DATA2
PAD557	SD3_DAT3	B15	SD_3	ALT5	ALT5	SD3_Q7_DATA3
PAD567	SD3_RST	D15	SD_3	ALT5	ALT5	SD3_Q7_ACTN
PAD568	WDOG1_ALE	C15	WDOG1	ALT5	ALT5	LVDS_PPEN
PAD562	WDOG1_ALE	A15	WDOG1	ALT5	ALT5	WDOGTR#
PAD563	WDOG1_WP_B	E15	WDOG1	ALT5	ALT5	LVDS_BLEN
PAD564	WDOG1_R80	B16	WDOG1	ALT5	ALT5	WDT_EN
PAD565	WDOG1_C50	F15	WDOG1	ALT5	ALT5	GPIPO_Q7-1
PAD568	WDOG1_E1	C16	WDOG1	ALT5	ALT5	GPIPO_Q7-2
PAD569	WDOG1_C52	A17	WDOG1	ALT5	ALT5	GPIPO_Q7-3
PAD570	WDOG1_C53	D16	WDOG1	ALT5	ALT5	GPIPO_Q7-4
PAD571	SD4_CMD0	B17	WDOG1	ALT5	ALT5	SD4_MMC_CMD
PAD574	SD4_CLK	E16	WDOG1	ALT5	ALT5	SD4_MMC_CLK
PAD576	WDOG1_D0	A18	WDOG1	ALT5	ALT5	SD2_MICRO_CD#
PAD578	WDOG1_D1	C17	WDOG1	ALT5	ALT5	SD3_Q7_CD#
PAD577	WDOG1_D2	F16	WDOG1	ALT5	ALT5	SD3_Q7_PWRHN#
PAD580	WDOG1_D3	D17	WDOG1	ALT5	ALT5	SD3_Q7_WP
PAD581	WDOG1_D4	A19	WDOG1	ALT5	ALT5	N/A
PAD582	WDOG1_D5	B18	WDOG1	ALT5	ALT5	N/A
PAD583	WDOG1_D6	E17	WDOG1	ALT5	ALT5	N/A
PAD588	WDOG1_D7	C18	WDOG1	ALT5	ALT5	N/A
PAD587	WDOG1_D8	D18	WDOG1	ALT5	ALT5	SD4_MMC_DATA0
PAD588	WDOG1_D9	E19	WDOG1	ALT5	ALT5	SD4_MMC_DATA1
PAD589	WDOG1_D12	F17	WDOG1	ALT5	ALT5	SD4_MMC_DATA2
PAD592	WDOG1_D13	A20	WDOG1	ALT5	ALT5	SD4_MMC_DATA3
PAD593	WDOG1_D14	E18	WDOG1	ALT5	ALT5	SD4_MMC_DATA4
PAD594	WDOG1_D15	C19	WDOG1	ALT5	ALT5	SD4_MMC_DATA5
PAD595	WDOG1_D16	B20	WDOG1	ALT5	ALT5	SD4_MMC_DATA6
PAD598	WDOG1_D17	E19	WDOG1	ALT5	ALT5	SD4_MMC_DATA7
PAD600	SD1_DAT11	D20	SD1	ALT5	ALT5	SP15_CS0#
PAD601	SD1_DAT0	A21	SD1	ALT5	ALT5	SP15_MISO
PAD602	SD1_DAT3	F18	SD1	ALT5	ALT5	LVDS_CONTRAST
PAD605	SD1_CMD0	D21	SD1	ALT5	ALT5	SP15_MOSI
PAD606	SD1_CLK	E19	SD1	ALT5	ALT5	SP15_CS1#
PAD607	SD1_DAT2	D20	SD1	ALT5	ALT5	SP15_SCLK
PAD612	SD2_CLK	C21	SD2	ALT5	ALT5	SD2_MICRO_CLK
PAD611	SD2_CMD0	F19	SD2	ALT5	ALT5	SD2_MICRO_CMD
PAD612	SD2_DAT3	B22	SD2	ALT5	ALT5	SD2_MICRO_DATA0




ADVANTECH				
Title MX6_I/O1_RGMII_SATA_USB_PCIE				
Size	Document Number ROM-7421			Rev A101-3
Monday, September 26, 2016				
Date:	Sheet		8	of 18

MX6 power domains
under-BGA decoupling




eMMC

Layout:
50ohm, SD singals(SD_DATAx, SD_CMD, SD_CLK) control.




VCCQ and VCC power.
VCCQ (1.65V ~ 1.95V or 2.7V ~ 3.6V)
Memory power → VCC(2.7V ~ 3.6V)


Micro SD




SPI NOR FLASH




WDT




- Reset path : Q7_CarryBrd => (WDTRIG#) => i.MX6 => (MX_WDOG#) => MCU
- H/W WDT Reset circuit :
 - <1> Programming the WDT's parameter through MCU_SCL/SDA
 - <2> Enable WDT function by signal: WDT_EN
 - <3> If time out , then MCU will reset the system by signal : MCU_WDOG#
 - <4> If the system can't be reset by POR# , then MCU_PWRDN# will drive to low level (cause PMIC's shutdown event) first , and trigger the PWRBTN# event.





I2C1



I2C2



I2C3



Channel - i2c0

|-> LVDS0
 |-> HDMI (Addr.0x3a/0x50)
 |-> WDT_MCU (Addr.0x29)

Channel - i2c1

|-> LVDS1
 |-> MIPI
 |-> i2c_switch(Addr.0x70)
 |=> I2C_PinHeader
 |=> CODEC_SGTL5000 (Addr.0x0a)

Channel - i2c2

|-> PMIC (Addr.0x2d)
 |-> EC_IT8566E (Addr.0x30/0x66)

ADVANTECH


Title **I2C COMM CHANNEL**

Size Document Number **ROM-7421**

Monday, September 26, 2016

Rev
A101-3

Date: Sheet 15 of 18



ROM-7421 A101-1 PCB:19C6O74200-01, 96 BOM:9696O74200E Date: 2015/09/24

- 1. First release.

ROM-7421 A101-2 PCB:19C6O74201-01, 96 BOM:9696O74200E Date: 2015/09/24

- 1. PCB Version change to A101-2
- 2. For customer design => Connect CB_PWR_EN to sus_s5#
- 3. Crystal Vender report => Change C586/C587 to 18p from 10p , C100/C101 to 10p from 1.2p , C565/C566 to 18p from 15p , R611 to 1.2k from 820ohm
- 4. For Freescale suggestion_RST > 500ms => Unmount R638 , POP C352
- 5. Avoid current leakage of +V5_IN => Reverse Q1602 , Change R1613 to 8.2k from 220k , R1622 to 1k from 47k
- 6. Fix the voltage of +V3.3_SB abnormal => Change R1665 to 22k , R1664 to 12k
- 7. Follow QSeven Spec , MCLK/RST/ENA are 1.8v level control signals => Add U1505~U1507/C1773 , Remove R670~R677/R681/R682 for space saving
- 8. For RX_CLK rise/fall time enhance => Change R190 to 10ohm from 22ohm
- 9. Design WDTO function for customer's required => Remove R86,R1704,R1705 ,TP49 , assign GPIO7_IO12 for WDTOOUT function
- 10. For CMC's required => Change Y4 to 1231002776-01 from 1231002279-01
- 11. Avoid +V1.5_ddr ripple => Reserve C1774/C1775 (should close H4) , C1776 (Close L9)
- 12. For PWRBTN# Function => Reserve D1202
- 13. For customer's required => Add one USB Port.

ROM-7421 A101-3 PCB:19C6O74202-01, 96 BOM:9696O74200E Date: 2016/09/14

- 1. PCB Version change to A101-3
- 2. PWR OCP issue => Change R684 to 18k(OCP:7.95A) from 39k(OCP:>11A)
- 3. For current leakage of +V3.3_SB at AT mode => Change R1631 to NL , Add R1710 (10K) pull high to +v3.3_SB
- 4. For (Q1610) APL5327BI-TRG EOL, change to AP2127K-ADJTRG1(1410027429-01)
- 5. Change memory symbol, by CMC requset
- 6. Add D1202 for ATX power on / off

ADVANTECH			
Title HISTORY			
Size	Document Number ROM-7421		Rev A101-3
Date: Monday, September 26, 2016		Sheet 18	of 18